User Tools

Site Tools


0x13:reports:d1t1t04-hardware-offload-workshop

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
0x13:reports:d1t1t04-hardware-offload-workshop [2019/04/03 20:22] ehalep0x13:reports:d1t1t04-hardware-offload-workshop [2019/09/28 17:04] (current) – external edit 127.0.0.1
Line 4: Line 4:
 Report by: Anjali Singhai  Report by: Anjali Singhai 
  
-During this session there were discussions relating to hardware offload.  +During this session there were discussions relating to hardware offload starting with Switch ASIC offload updates from Roopa Prabhu, new mechanism to debug hardware datapath from Ido Schimmel, Doorbell Overflow from Ariel Elior, Qos offload for NIC eSwitch model from Pieter Jansen and Simno Horman and Scalable NIC hardware offloads from Or Gerlitz. 
-The discussion started with the many devlink updates, such as health Monitor, which monitoring device health, and is used to pass information from the device to upper layer. + 
-There was a discussion about the need to have more hardware counter visibility for upper layers in the stack, right now the hardware has lots of stat counters, programmable ones but they are not tied well into the different layers in the stack.+The discussion started with the general switch ASIC offload and the many devlink updates, such as health Monitor, which monitors device health, and is used to pass information from the device to upper layer. 
 +There was a discussion about the need to have more hardware counter visibility for upper layers in the stack. Right now the hardware has lots of stat counters, programmable ones but they are not tied well into the different layers in the stack.
  
 The discussion then shifted to packet drop visibility in the Control plane which is very important. The proposed solutions are: The discussion then shifted to packet drop visibility in the Control plane which is very important. The proposed solutions are:
Line 25: Line 26:
 The discussion continued with talks about policers being configured between ASIC and CPU, to limit the number of packets. The point made was not eliminate stats but augment it more. The discussion continued with talks about policers being configured between ASIC and CPU, to limit the number of packets. The point made was not eliminate stats but augment it more.
  
-                     ii.     Doorbell overflowdiscovery and recovery for RDMA queues was a topic of discussion(Ariel from Broadcom) +The next talk was about Doorbell overflow recovery. The topic of discussion was the discovery and recovery for RDMA queues. Possible solutions were fast dequeuingCPU stall and drop message detection and recovery procedures.
- +
-                    iii.     QoS offload for NIC eSwitch model: Focus on Ingress rate limiting and Policing. +
- +
-1.     Add a matchall type cls with police action +
- +
-2.     Introduce reserved Priorities. +
- +
-a.      OVS should install Tc filters with priority offsetreserve higher priority for rate limiting +
- +
-3.     Software-> hardware +
- +
-a.      Enable TC offload +
- +
-b.     Add bridge and interfaces +
- +
-c.      Configure rate limit…translates to matchall filter with police action +
- +
-                                                         i.          Drop continue action +
- +
-d.     Configure OVS tc filters +
- +
-Rony: (why did you choose priorities vs chains…recirculation is a good use case for chains..) +
- +
-                  iv.     Scalable NIC HW offload (Or Garlitz, Parav Pandit) +
- +
-a.      Large amount of HW functions +
- +
-                                                         i.          Scale without using SRIOV +
- +
-                                                       ii.          Multiple dynamic instances deployment at faster speed than VFs +
- +
-                                                     iii.          NIC HW has very well defined vport based virtualization mode +
- +
-                                                     iv.          One PCI device split into multiple smaller sub devices +
- +
-                                                       v.          Each sub device comes with own devices, vport, namespace resource +
- +
-                                                     vi.          Leverage mature switchdev mode and OVS eco-system +
- +
-                                                   vii.          Applicable for SmartNIC use case. +
- +
-                                                 viii.          Use rich vendor agnostic devlink iproute2 tool +
- +
-                                                     ix.          Mdev software model view +
- +
-1.     Mlx5 mdev devices +
- +
-2.     Add control plane knob to add /query remove mdev devices +
- +
-a.      Devlink used +
- +
-3.     Mentioned vDPA from Intel +
- +
-4.     Create 3 devices, netdev, RDMA device and representor netdev. +
- +
-5    In HW mdev is attached to a vport+
  
-6    Map it to container…cannot be mapped to a VM since single instance of driver.+This talk was followed with Qos Ingress Rate limiting and OVS offload with TCThe focus was on ingress rate limiting and policing. The rate limited was done with TC offload by adding matchall type cls with police action and introducing reserved priorities. OVS should install Tc filters with priority offset, reserve higher priority for rate limiting. 
 +A possible issue with ovs-tc offload is when going from software to hardware, tc police is in software and filters are offloaded, this could break semanting. Possible solutions include reverting to original semantics of policing with offload isn't supported and ovs forcing tc filters in software only.
  
-                                                                                                      i         Not connected to VFIO (it’s not necessary…), there is no buffer copy involved+Rony raised the question of why were priorities chosen vs chainsThe answer was that recirculation is a good use case for chains.
  
 +This was followed by a small test demo.
  
-Site: https://www.netdevconf.org/0x13/session.html?workshop-hardware-offload +Finally the last talk was about Scalable NIC HW offloadThe talk begun with discussing the large amount of scaling hardware offloads. 
-Slides:  +1Scale without using SRIOV 
-Videos: +2. Multiple dynamic instances deployment at faster speed than VFs 
 +3. NIC HW has very well defined vport based virtualization mode 
 +4. One PCI device split into multiple smaller sub devices 
 +5. Each sub device comes with own devices, vport, namespace resource 
 +6. Leverage mature switchdev mode and OVS eco-system 
 +7. Applicable for SmartNIC use case. 
 +8. Using rich vendor agnostic devlink iproute2 tool.
  
 +The question that the presentors raised was how to achieve an Mdev software model view. A couple of points provided were:
 +1. Mlx5 mdev devices
 +2. Adding control plane knob to add /query remove mdev devices
 +3. Mentioned vDPA from Intel
 +4. Create 3 devices, netdev, RDMA device and representor netdev.
 +5. In HW mdev is attached to a vport
 +6. Map it to a container…cannot be mapped to a VM since single instance of driver.
  
 +The talk was concluded with reasons it's been implemented that way, as the devlink tool and bus model fits requirements such as providing vendor agnostic solution and multi-port subdevice creation.
  
 +Site: https://www.netdevconf.info/0x13/session.html?workshop-hardware-offload
0x13/reports/d1t1t04-hardware-offload-workshop.1554322929.txt.gz · Last modified: 2019/09/28 17:04 (external edit)

Donate Powered by PHP Valid HTML5 Valid CSS Driven by DokuWiki